


# Type D (Data) Flip-Flop

## Positive Edge Triggered




All resistors have equal values  $>10k$   
 Symbol  $+V$  is the positive power supply voltage  
 Based on TTL 74LS74A design

# Toggled Output Flip-Flop

## Positive Edge Triggered

Output "toggles," alternating between 1 and 0, with every Clock input Low  $\rightarrow$  High transition

Derived from the Type D Flip-Flop with  $\hat{Q}$  output connected back to the D input.



Logic 1 (Hi) voltage is  $+V_{sat}$   
 Logic 0 (Lo) voltage is  $-V_{sat}$



All resistors have equal values  $>10k$   
 Symbol  $+V$  is the positive power supply voltage

# Toggled Output Flip-Flop with $\hat{\text{Clear}}$ Positive Edge Triggered

Output "toggles," alternating between 1 and 0, with every Clock input 0  $\rightarrow$  1 transition

Added  $\hat{\text{Clear}}$  input (active Low) to force Q output Low (0)

Logic 1 (Hi) voltage is  $+V_{\text{sat}}$   
Logic 0 (Lo) voltage is  $-V_{\text{sat}}$



All resistors have equal values  $>10k$   
Symbol  $+V$  is the positive power supply voltage

For manual clear, connect a push button switch between  $\hat{\text{Clear}}$  and the negative power supply as shown.

Physics 5/105		
Op-Amp Flip-Flops		
F. Rice	Rev 1.0	Page 3
	11/21/2023	